



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/675,745

09/30/2003

Manu Gulati

BP3252

8011

51472

7590

12/24/2009

GARLICK HARRISON & MARKISON

P.O. BOX 160727

AUSTIN, TX 78716-0727

EXAMINER

AHMED, SALMAN

ART UNIT

PAPER NUMBER

2476

NOTIFICATION DATE

DELIVERY MODE

12/24/2009

ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

MMURDOCK@TEXASPATENTS.COM

JIVY@TEXASPATENTS.COM

SMCWHINNIE@TEXASPATENTS.COM

DETAILED ACTION

Claims 1-29 are pending.

Claims 1-29 are rejected.

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

3. Claims 1-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Oberman et al., hereinafter Oberman, (US7042891) in view of Traw et al. (US PAT 5274768, hereinafter Traw).

Regarding claim 1, Oberman discloses dynamic selection of lowest latency path in a network switch (see Oberman col. 2 lines 29 - 58) comprising: • receiving a data block

Art Unit: 2476

at a receiver of the host device (see Oberman col. 2 lines 59-62); • storing the data block in a receiver buffer (see Oberman col. 7 lines 32-35); • determining an input virtual channel corresponding to the data block (see Oberman col. 8 lines 11-15); • updating an input virtual channel linked list corresponding to the input virtual channel to include the data block (see Oberman col. 7 lines 29-57) • determining an output virtual channel for the data block (see Oberman col. 8 lines 11-15); • transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel (see Oberman col. 8 lines 20-33); • updating the input virtual channel linked list to remove the data block (see Oberman col. 9 line 65).

Oberman implicitly teaches updating an input virtual channel linked list corresponding to the input virtual channel to include the data block but does not explicitly teach updating an input virtual channel linked list corresponding to the input virtual channel to include the data block; storing the data block in the receiver buffer includes storing the data block in the receiver buffer at an old free linked list head address ; the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address.

Traw in the same or similar field of endeavor teaches updating an input virtual channel linked list corresponding to the input virtual channel to include the data block; storing the data block in the receiver buffer includes storing the data block in the receiver buffer at an old free linked list head address (columns 5-6, lines 65-11, the use

Art Unit: 2476

of linked list data structures allows memory to be dynamically assigned to incoming ATM cells and provides a first in-first out (FIFO) queue for the cells of a particular VCI. The memory allocation is dynamic because incoming cells are placed into nodes that are removed from a free list (discussed below) and added to the linked list for the particular VCI. In this way, VCIs that are more active are allotted more memory than less active VCIs. This is accomplished by transferring the node back to the free list. The FIFO queuing characteristic of the linked list structure is important because the order of cells of a particular VCI must be maintained); the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address (column 7 lines 34-58, the Linked List Controller 18 moves to the initiate command state (S33) when commands requesting operation on the linked list of a particular VCI are passed from the VCI Lookup Controller 52 (FIG. 5). Those commands include commands for removing a cell, writing (i.e., adding) a cell and reading a cell from a linked list for a particular VCI. The Linked List Controller 18 moves to state S34 when a remove command is issued. In state S34 the linked list associated with the VCI to be removed is appended to the free list. The Linked List Controller 18 moves to state S35 when a read command is issued. In state S35 the Linked List Controller 18 locates the first cell reference structure (oldest cell) in the linked list associated with the VCI and determines the location of the cell body in the Reassembly Memory 44. The location of the cell body is passed to the Dual Port Controller 46 (FIG.

Art Unit: 2476

4) in state S39 and the count (number of cells in the VCI's linked list) is passed to the host 4 in state S40).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate in Oberman's system/method the steps of updating an input virtual channel linked list corresponding to the input virtual channel to include the data block; storing the data block in the receiver buffer includes storing the data block in the receiver buffer at an old free linked list head address ; the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address as suggested by Traw. The motivation is that (as suggested by Traw, column 6 lines 12-24) the linked list data consists of pointers and cell counts; the cell bodies are stored separately in the Dual Port Reassembly Buffer; the cell body data is separated from the linked list data to minimize the amount of data movement; this separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel; the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces/market place incentives if the variations are predictable to one of ordinary skill in the art.

Regarding claim 2, Oberman teaches determining an output virtual channel for the data block includes processing one or more of the input virtual channel, a header corresponding to the data block (see Oberman col. 9 lines 25-67), a protocol corresponding to the data block (see Oberman col. 22 lines 23), source identifier/address corresponding to the data block (see Oberman col. 10 lines 43), and a destination identifier/address corresponding to the data block (see Oberman col. 8 lines 2).

Regarding claim 3, Oberman does not explicitly teach updating an input virtual channel linked list corresponding to the input virtual channel to include the data block includes: reading a new free linked list head address from the receiver buffer at an old free linked list head address; writing the new free linked list head address to a free linked list head register; writing the old free linked list head address to the receiver buffer at the old input virtual channel linked list tail address; and writing the old free linked list head address to an input virtual channel linked list tail register.

Traw in the same or similar field of endeavor teaches (columns 5-7, lines 62-29, FIG. 3 is a block diagram of the Linked List Manager 10. The Linked List Manager 10 is capable of performing a number of operations on the linked list data (depicted in FIG. 3B) to effect reassembly. The use of linked list data structures allows memory to be dynamically assigned to incoming ATM cells and provides a first in-first out (FIFO) queue for the cells of a particular VCI. The memory allocation is dynamic because incoming cells are placed into nodes that are removed from a free list (discussed below) and added to the linked list for the particular VCI. In this way, VCIs that are more active

Art Unit: 2476

are allotted more memory than less active VCIs. Moreover, memory may be deallocated as soon as a cell body has been read. This is accomplished by transferring the node back to the free list. The FIFO queuing characteristic of the linked list structure is important because the order of cells of a particular VCI must be maintained. The linked list data consists of pointers and cell counts. The cell bodies are stored separately in the Dual Port Reassembly Buffer 12, which is described below. The cell body data is separated from the linked list data to minimize the amount of data movement. This separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel. The separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. The Linked List Manager 10 receives references to and commands for the manipulation of a particular VCI from the VCI Lookup Controller 52 (which is part of block 14, FIG. 5). It also provides status information for the host 4 (FIG. 1) and addresses in the Reassembly Buffer 12 to which data is to be moved. The Linked List Manager 10 is composed of a Linked List Controller 18, buffers 20, 22 (used for configuration), counter 24, and registers 26, 28, 32, 34, 36, which are used in managing the linked lists, and a Pointer Table memory 30 of 8192 (8K) words, which is used to store the linked list data necessary for reassembly. The Linked List Controller 18, buffers 20, 22, counter 24, and registers 26, 28, 32, 34, 36 are provided by an EPM5128 programmable logic device in the preferred embodiment; the Pointer Table memory 30 is composed of two 8K by 48 MCM6164-45C static random access

Art Unit: 2476

memories (RAMs). All of the nodes are assembled into a linked list, known as the free list, during initialization. Operation of the host interface 1 is suspended during initialization, during which all pointers and counters used to keep track of the linked lists are zeroed. Initialization is performed by the host 4 by requesting a setup state and writing the appropriate configuration data to buffers 20, 22. The free list is a linked list of nodes that are not currently assigned to a VCI. The free list is defined by the values stored in locations 2048 and 2049 of the Pointer Table memory 30 (FIG. 3B), which represent the addresses of the first and last free nodes in the free node linked list. Four operations may be performed by the Linked List Manager 10 after initialization:

1. Cells may be added to the linked list for a particular VCI.
2. Cells may be removed from a VCI's linked list.
3. A VCI may be cleared, returning all of its nodes to the free list.
4. A cell count for a VCI may be obtained and returned to the host.

The first two operations pass the Reassembly Memory 44 address of the cell body that is to be affected to the Dual Port Controller 46 (44 and 46 part of the Dual Port Reassembly Buffer 12 and are shown in FIG. 4). The count and linked list associated with that VCI are also updated. A first portion (the first 1K (1024) words) of the Pointer Table memory 30 comprises a series of storage locations for each of the 256 possible VCIs. This structure is depicted in FIG. 3B. For each VCI, the pointer to the newest cell received (the last cell) is stored in a first location, the pointer to the oldest cell (first cell) is stored in a second location, and the current count of cells for the particular VCI is stored in a third location. The respective pointers point to locations in the linked lists,

Art Unit: 2476

which are located in the last 4K of the Pointer Table memory 30. It is useful to have access to a count of the number of cells available for a particular VCI in order to gauge the volume of traffic on that VCI. A second portion (the last 4K words, locations 4096-8192) of the Pointer Table memory 30 comprises sets of locations for storing pointers used for the nodes of the linked lists. Each node physically comprises two consecutive memory locations beginning on every even address in the 4K to 8K segment of the Pointer Table memory 30. The first location of each node stores the address in (or pointer to) the Reassembly Memory 44 (FIG. 4) where the cell body associated with that node is stored. The value of the first pointer is undefined if the node is in the empty list (i.e., if the node has not been allocated to a VCI). The second location of each node stores a pointer to the next node in the linked list. The value is zero if the node is the last node in the linked list.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate in Oberman's system/method the steps of updating an input virtual channel linked list corresponding to the input virtual channel to include the data block includes: reading a new free linked list head address from the receiver buffer at an old free linked list head address; writing the new free linked list head address to a free linked list head register; writing the old free linked list head address to the receiver buffer at the old input virtual channel linked list tail address; and writing the old free linked list head address to an input virtual channel linked list tail register as suggested by Traw. The motivation is that (as suggested by Traw, column 6 lines 12-24) the linked list data consists of pointers and cell counts; the cell bodies are stored

Art Unit: 2476

separately in the Dual Port Reassembly Buffer; the cell body data is separated from the linked list data to minimize the amount of data movement; this separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel; the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces/market place incentives if the variations are predictable to one of ordinary skill in the art.

Regarding claim 4 Oberman does not explicitly teach updating the input virtual channel linked list to remove the data block includes: reading a new input virtual channel linked list head address from the receiver buffer at the old input virtual channel linked list head address; writing the new input virtual channel linked list head address to an input virtual channel linked list head register; writing the old input virtual channel linked list head address to the receiver buffer at an old free linked list tail address; and writing the old input virtual channel linked list head address to a free linked list tail register.

Traw in the same or similar field of endeavor teaches (columns 5-7, lines 62-29, FIG. 3 is a block diagram of the Linked List Manager 10. The Linked List Manager 10 is capable of performing a number of operations on the linked list data (depicted in FIG. 3B) to effect reassembly. The use of linked list data structures allows memory to be dynamically assigned to incoming ATM cells and provides a first in-first out (FIFO)

Art Unit: 2476

queue for the cells of a particular VCI. The memory allocation is dynamic because incoming cells are placed into nodes that are removed from a free list (discussed below) and added to the linked list for the particular VCI. In this way, VCIs that are more active are allotted more memory than less active VCIs. Moreover, memory may be deallocated as soon as a cell body has been read. This is accomplished by transferring the node back to the free list. The FIFO queuing characteristic of the linked list structure is important because the order of cells of a particular VCI must be maintained. The linked list data consists of pointers and cell counts. The cell bodies are stored separately in the Dual Port Reassembly Buffer 12, which is described below. The cell body data is separated from the linked list data to minimize the amount of data movement. This separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel. The separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. The Linked List Manager 10 receives references to and commands for the manipulation of a particular VCI from the VCI Lookup Controller 52 (which is part of block 14, FIG. 5). It also provides status information for the host 4 (FIG. 1) and addresses in the Reassembly Buffer 12 to which data is to be moved. The Linked List Manager 10 is composed of a Linked List Controller 18, buffers 20, 22 (used for configuration), counter 24, and registers 26, 28, 32, 34, 36, which are used in managing the linked lists, and a Pointer Table memory 30 of 8192 (8K) words, which is used to store the linked list data necessary for reassembly. The Linked List Controller

Art Unit: 2476

18, buffers 20, 22, counter 24, and registers 26, 28, 32, 34, 36 are provided by an EPM5128 programmable logic device in the preferred embodiment; the Pointer Table memory 30 is composed of two 8K by 48 MCM6164-45C static random access memories (RAMs). All of the nodes are assembled into a linked list, known as the free list, during initialization. Operation of the host interface 1 is suspended during initialization, during which all pointers and counters used to keep track of the linked lists are zeroed. Initialization is performed by the host 4 by requesting a setup state and writing the appropriate configuration data to buffers 20, 22. The free list is a linked list of nodes that are not currently assigned to a VCI. The free list is defined by the values stored in locations 2048 and 2049 of the Pointer Table memory 30 (FIG. 3B), which represent the addresses of the first and last free nodes in the free node linked list. Four operations may be performed by the Linked List Manager 10 after initialization:

1. Cells may be added to the linked list for a particular VCI.
2. Cells may be removed from a VCI's linked list.
3. A VCI may be cleared, returning all of its nodes to the free list.
4. A cell count for a VCI may be obtained and returned to the host.

The first two operations pass the Reassembly Memory 44 address of the cell body that is to be affected to the Dual Port Controller 46 (44 and 46 part of the Dual Port Reassembly Buffer 12 and are shown in FIG. 4). The count and linked list associated with that VCI are also updated. A first portion (the first 1K (1024) words) of the Pointer Table memory 30 comprises a series of storage locations for each of the 256 possible VCIs. This structure is depicted in FIG. 3B. For each VCI, the pointer to the newest cell

Art Unit: 2476

received (the last cell) is stored in a first location, the pointer to the oldest cell (first cell) is stored in a second location, and the current count of cells for the particular VCI is stored in a third location. The respective pointers point to locations in the linked lists, which are located in the last 4K of the Pointer Table memory 30. It is useful to have access to a count of the number of cells available for a particular VCI in order to gauge the volume of traffic on that VCI. A second portion (the last 4K words, locations 4096-8192) of the Pointer Table memory 30 comprises sets of locations for storing pointers used for the nodes of the linked lists. Each node physically comprises two consecutive memory locations beginning on every even address in the 4K to 8K segment of the Pointer Table memory 30. The first location of each node stores the address in (or pointer to) the Reassembly Memory 44 (FIG. 4) where the cell body associated with that node is stored. The value of the first pointer is undefined if the node is in the empty list (i.e., if the node has not been allocated to a VCI). The second location of each node stores a pointer to the next node in the linked list. The value is zero if the node is the last node in the linked list.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate in Oberman's system/method the steps of updating the input virtual channel linked list to remove the data block includes: reading a new input virtual channel linked list head address from the receiver buffer at the old input virtual channel linked list head address; writing the new input virtual channel linked list head address to an input virtual channel linked list head register; writing the old input virtual channel linked list head address to the receiver buffer at an old free linked list tail

Art Unit: 2476

address; and writing the old input virtual channel linked list head address to a free linked list tail register as suggested by Traw. The motivation is that (as suggested by Traw, column 6 lines 12-24) the linked list data consists of pointers and cell counts; the cell bodies are stored separately in the Dual Port Reassembly Buffer; the cell body data is separated from the linked list data to minimize the amount of data movement; this separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel; the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces/market place incentives if the variations are predictable to one of ordinary skill in the art.

Regarding claim 7 Oberman does not explicitly teach in a common read/write cycle in which a first data block is read from the receiver buffer and a second data block is written to the receiver buffer: reading the first data block and a new input virtual channel head address from the receiver buffer at an old input virtual channel head address; writing the new input virtual channel head address to the input virtual channel head register; writing the second data block to the receiver buffer at the old input virtual channel head address; writing the old input virtual channel head address to an input virtual channel tail register; and writing the old input virtual channel head address to the receiver buffer at an old input virtual channel tail address.

Art Unit: 2476

Traw in the same or similar field of endeavor teaches (columns 5-7, lines 62-29, FIG. 3 is a block diagram of the Linked List Manager 10. The Linked List Manager 10 is capable of performing a number of operations on the linked list data (depicted in FIG. 3B) to effect reassembly. The use of linked list data structures allows memory to be dynamically assigned to incoming ATM cells and provides a first in-first out (FIFO) queue for the cells of a particular VCI. The memory allocation is dynamic because incoming cells are placed into nodes that are removed from a free list (discussed below) and added to the linked list for the particular VCI. In this way, VCIs that are more active are allotted more memory than less active VCIs. Moreover, memory may be deallocated as soon as a cell body has been read. This is accomplished by transferring the node back to the free list. The FIFO queuing characteristic of the linked list structure is important because the order of cells of a particular VCI must be maintained. The linked list data consists of pointers and cell counts. The cell bodies are stored separately in the Dual Port Reassembly Buffer 12, which is described below. The cell body data is separated from the linked list data to minimize the amount of data movement. This separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel. The separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. The Linked List Manager 10 receives references to and commands for the manipulation of a particular VCI from the VCI Lookup Controller 52 (which is part of block 14, FIG. 5). It also provides status information for the host 4

Art Unit: 2476

(FIG. 1) and addresses in the Reassembly Buffer 12 to which data is to be moved. The Linked List Manager 10 is composed of a Linked List Controller 18, buffers 20, 22 (used for configuration), counter 24, and registers 26, 28, 32, 34, 36, which are used in managing the linked lists, and a Pointer Table memory 30 of 8192 (8K) words, which is used to store the linked list data necessary for reassembly. The Linked List Controller 18, buffers 20, 22, counter 24, and registers 26, 28, 32, 34, 36 are provided by an EPM5128 programmable logic device in the preferred embodiment; the Pointer Table memory 30 is composed of two 8K by 48 MCM6164-45C static random access memories (RAMs). All of the nodes are assembled into a linked list, known as the free list, during initialization. Operation of the host interface 1 is suspended during initialization, during which all pointers and counters used to keep track of the linked lists are zeroed. Initialization is performed by the host 4 by requesting a setup state and writing the appropriate configuration data to buffers 20, 22. The free list is a linked list of nodes that are not currently assigned to a VCI. The free list is defined by the values stored in locations 2048 and 2049 of the Pointer Table memory 30 (FIG. 3B), which represent the addresses of the first and last free nodes in the free node linked list. Four operations may be performed by the Linked List Manager 10 after initialization:

1. Cells may be added to the linked list for a particular VCI.
2. Cells may be removed from a VCI's linked list.
3. A VCI may be cleared, returning all of its nodes to the free list.
4. A cell count for a VCI may be obtained and returned to the host.

The first two operations pass the Reassembly Memory 44 address of the cell body that is to be affected to the Dual Port Controller 46 (44 and 46 part of the Dual Port Reassembly Buffer 12 and are shown in FIG. 4). The count and linked list associated with that VCI are also updated. A first portion (the first 1K (1024) words) of the Pointer Table memory 30 comprises a series of storage locations for each of the 256 possible VCIs. This structure is depicted in FIG. 3B. For each VCI, the pointer to the newest cell received (the last cell) is stored in a first location, the pointer to the oldest cell (first cell) is stored in a second location, and the current count of cells for the particular VCI is stored in a third location. The respective pointers point to locations in the linked lists, which are located in the last 4K of the Pointer Table memory 30. It is useful to have access to a count of the number of cells available for a particular VCI in order to gauge the volume of traffic on that VCI. A second portion (the last 4K words, locations 4096-8192) of the Pointer Table memory 30 comprises sets of locations for storing pointers used for the nodes of the linked lists. Each node physically comprises two consecutive memory locations beginning on every even address in the 4K to 8K segment of the Pointer Table memory 30. The first location of each node stores the address in (or pointer to) the Reassembly Memory 44 (FIG. 4) where the cell body associated with that node is stored. The value of the first pointer is undefined if the node is in the empty list (i.e., if the node has not been allocated to a VCI). The second location of each node stores a pointer to the next node in the linked list. The value is zero if the node is the last node in the linked list.

Art Unit: 2476

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate in Oberman's system/method the steps of in a common read/write cycle in which a first data block is read from the receiver buffer and a second data block is written to the receiver buffer: reading the first data block and a new input virtual channel head address from the receiver buffer at an old input virtual channel head address; writing the new input virtual channel head address to the input virtual channel head register; writing the second data block to the receiver buffer at the old input virtual channel head address; writing the old input virtual channel head address to an input virtual channel tail register; and writing the old input virtual channel head address to the receiver buffer at an old input virtual channel tail address as suggested by Traw. The motivation is that (as suggested by Traw, column 6 lines 12-24) the linked list data consists of pointers and cell counts; the cell bodies are stored separately in the Dual Port Reassembly Buffer; the cell body data is separated from the linked list data to minimize the amount of data movement; this separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel; the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces/market place incentives if the variations are predictable to one of ordinary skill in the art.

Regarding claim 13 Oberman does not explicitly teach updating an input virtual channel linked list corresponding to the input virtual channel to include the data block comprises: reading a new free linked list head address from the receiver buffer at an old free linked list head address; writing the new free linked list head address to a free linked list head register; writing the old free linked list head address to the receiver buffer at the old input virtual channel linked list tail address; and writing the old free linked list head address to an input virtual channel linked list tail register.

Traw in the same or similar field of endeavor teaches (columns 5-7, lines 62-29, FIG. 3 is a block diagram of the Linked List Manager 10. The Linked List Manager 10 is capable of performing a number of operations on the linked list data (depicted in FIG. 3B) to effect reassembly. The use of linked list data structures allows memory to be dynamically assigned to incoming ATM cells and provides a first in-first out (FIFO) queue for the cells of a particular VCI. The memory allocation is dynamic because incoming cells are placed into nodes that are removed from a free list (discussed below) and added to the linked list for the particular VCI. In this way, VCIs that are more active are allotted more memory than less active VCIs. Moreover, memory may be deallocated as soon as a cell body has been read. This is accomplished by transferring the node back to the free list. The FIFO queuing characteristic of the linked list structure is important because the order of cells of a particular VCI must be maintained. The linked list data consists of pointers and cell counts. The cell bodies are stored separately in the Dual Port Reassembly Buffer 12, which is described below. The cell body data is separated from the linked list data to minimize the amount of data

Art Unit: 2476

movement. This separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel. The separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. The Linked List Manager 10 receives references to and commands for the manipulation of a particular VCI from the VCI Lookup Controller 52 (which is part of block 14, FIG. 5). It also provides status information for the host 4 (FIG. 1) and addresses in the Reassembly Buffer 12 to which data is to be moved. The Linked List Manager 10 is composed of a Linked List Controller 18, buffers 20, 22 (used for configuration), counter 24, and registers 26, 28, 32, 34, 36, which are used in managing the linked lists, and a Pointer Table memory 30 of 8192 (8K) words, which is used to store the linked list data necessary for reassembly. The Linked List Controller 18, buffers 20, 22, counter 24, and registers 26, 28, 32, 34, 36 are provided by an EPM5128 programmable logic device in the preferred embodiment; the Pointer Table memory 30 is composed of two 8K by 48 MCM6164-45C static random access memories (RAMs). All of the nodes are assembled into a linked list, known as the free list, during initialization. Operation of the host interface 1 is suspended during initialization, during which all pointers and counters used to keep track of the linked lists are zeroed. Initialization is performed by the host 4 by requesting a setup state and writing the appropriate configuration data to buffers 20, 22. The free list is a linked list of nodes that are not currently assigned to a VCI. The free list is defined by the values stored in locations 2048 and 2049 of the Pointer Table memory 30 (FIG. 3B), which

Art Unit: 2476

represent the addresses of the first and last free nodes in the free node linked list. Four operations may be performed by the Linked List Manager 10 after initialization:

1. Cells may be added to the linked list for a particular VCI.
2. Cells may be removed from a VCI's linked list.
3. A VCI may be cleared, returning all of its nodes to the free list.
4. A cell count for a VCI may be obtained and returned to the host.

The first two operations pass the Reassembly Memory 44 address of the cell body that is to be affected to the Dual Port Controller 46 (44 and 46 part of the Dual Port Reassembly Buffer 12 and are shown in FIG. 4). The count and linked list associated with that VCI are also updated. A first portion (the first 1K (1024) words) of the Pointer Table memory 30 comprises a series of storage locations for each of the 256 possible VCIs. This structure is depicted in FIG. 3B. For each VCI, the pointer to the newest cell received (the last cell) is stored in a first location, the pointer to the oldest cell (first cell) is stored in a second location, and the current count of cells for the particular VCI is stored in a third location. The respective pointers point to locations in the linked lists, which are located in the last 4K of the Pointer Table memory 30. It is useful to have access to a count of the number of cells available for a particular VCI in order to gauge the volume of traffic on that VCI. A second portion (the last 4K words, locations 4096-8192) of the Pointer Table memory 30 comprises sets of locations for storing pointers used for the nodes of the linked lists. Each node physically comprises two consecutive memory locations beginning on every even address in the 4K to 8K segment of the Pointer Table memory 30. The first location of each node stores the address in (or

Art Unit: 2476

pointer to) the Reassembly Memory 44 (FIG. 4) where the cell body associated with that node is stored. The value of the first pointer is undefined if the node is in the empty list (i.e., if the node has not been allocated to a VCI). The second location of each node stores a pointer to the next node in the linked list. The value is zero if the node is the last node in the linked list.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate in Oberman's system/method the steps of updating an input virtual channel linked list corresponding to the input virtual channel to include the data block comprises: reading a new free linked list head address from the receiver buffer at an old free linked list head address; writing the new free linked list head address to a free linked list head register; writing the old free linked list head address to the receiver buffer at the old input virtual channel linked list tail address; and writing the old free linked list head address to an input virtual channel linked list tail register as suggested by Traw. The motivation is that (as suggested by Traw, column 6 lines 12-24) the linked list data consists of pointers and cell counts; the cell bodies are stored separately in the Dual Port Reassembly Buffer; the cell body data is separated from the linked list data to minimize the amount of data movement; this separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel; the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one

Art Unit: 2476

based on design incentives or other market forces/market place incentives if the variations are predictable to one of ordinary skill in the art.

Regarding claim 16 Oberman does not explicitly teach in a common read/write cycle in which a first data block is read from the receiver buffer and a second data block is written to the receiver buffer: reading the first data block and a new output virtual channel head address from the receiver buffer at the old output virtual channel head address; writing the new output virtual channel head address to the output virtual channel head register; writing the second data block to the receiver buffer at the old output virtual channel head address; writing the old output virtual channel head address to an output virtual channel tail register; and writing the old output virtual channel head address to the receiver buffer at the old output virtual channel head address.

Traw in the same or similar field of endeavor teaches (columns 5-7, lines 62-29, FIG. 3 is a block diagram of the Linked List Manager 10. The Linked List Manager 10 is capable of performing a number of operations on the linked list data (depicted in FIG. 3B) to effect reassembly. The use of linked list data structures allows memory to be dynamically assigned to incoming ATM cells and provides a first in-first out (FIFO) queue for the cells of a particular VCI. The memory allocation is dynamic because incoming cells are placed into nodes that are removed from a free list (discussed below) and added to the linked list for the particular VCI. In this way, VCIs that are more active are allotted more memory than less active VCIs. Moreover, memory may be deallocated as soon as a cell body has been read. This is accomplished by transferring the node back to the free list. The FIFO queuing characteristic of the linked list

Art Unit: 2476

structure is important because the order of cells of a particular VCI must be maintained. The linked list data consists of pointers and cell counts. The cell bodies are stored separately in the Dual Port Reassembly Buffer 12, which is described below. The cell body data is separated from the linked list data to minimize the amount of data movement. This separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel. The separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. The Linked List Manager 10 receives references to and commands for the manipulation of a particular VCI from the VCI Lookup Controller 52 (which is part of block 14, FIG. 5). It also provides status information for the host 4 (FIG. 1) and addresses in the Reassembly Buffer 12 to which data is to be moved. The Linked List Manager 10 is composed of a Linked List Controller 18, buffers 20, 22 (used for configuration), counter 24, and registers 26, 28, 32, 34, 36, which are used in managing the linked lists, and a Pointer Table memory 30 of 8192 (8K) words, which is used to store the linked list data necessary for reassembly. The Linked List Controller 18, buffers 20, 22, counter 24, and registers 26, 28, 32, 34, 36 are provided by an EPM5128 programmable logic device in the preferred embodiment; the Pointer Table memory 30 is composed of two 8K by 48 MCM6164-45C static random access memories (RAMs). All of the nodes are assembled into a linked list, known as the free list, during initialization. Operation of the host interface 1 is suspended during initialization, during which all pointers and counters used to keep track of the linked lists

Art Unit: 2476

are zeroed. Initialization is performed by the host 4 by requesting a setup state and writing the appropriate configuration data to buffers 20, 22. The free list is a linked list of nodes that are not currently assigned to a VCI. The free list is defined by the values stored in locations 2048 and 2049 of the Pointer Table memory 30 (FIG. 3B), which represent the addresses of the first and last free nodes in the free node linked list. Four operations may be performed by the Linked List Manager 10 after initialization:

1. Cells may be added to the linked list for a particular VCI.
2. Cells may be removed from a VCI's linked list.
3. A VCI may be cleared, returning all of its nodes to the free list.
4. A cell count for a VCI may be obtained and returned to the host.

The first two operations pass the Reassembly Memory 44 address of the cell body that is to be affected to the Dual Port Controller 46 (44 and 46 part of the Dual Port Reassembly Buffer 12 and are shown in FIG. 4). The count and linked list associated with that VCI are also updated. A first portion (the first 1K (1024) words) of the Pointer Table memory 30 comprises a series of storage locations for each of the 256 possible VCIs. This structure is depicted in FIG. 3B. For each VCI, the pointer to the newest cell received (the last cell) is stored in a first location, the pointer to the oldest cell (first cell) is stored in a second location, and the current count of cells for the particular VCI is stored in a third location. The respective pointers point to locations in the linked lists, which are located in the last 4K of the Pointer Table memory 30. It is useful to have access to a count of the number of cells available for a particular VCI in order to gauge the volume of traffic on that VCI. A second portion (the last 4K words, locations 4096-

Art Unit: 2476

8192) of the Pointer Table memory 30 comprises sets of locations for storing pointers used for the nodes of the linked lists. Each node physically comprises two consecutive memory locations beginning on every even address in the 4K to 8K segment of the Pointer Table memory 30. The first location of each node stores the address in (or pointer to) the Reassembly Memory 44 (FIG. 4) where the cell body associated with that node is stored. The value of the first pointer is undefined if the node is in the empty list (i.e., if the node has not been allocated to a VCI). The second location of each node stores a pointer to the next node in the linked list. The value is zero if the node is the last node in the linked list.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate in Oberman's system/method the steps of in a common read/write cycle in which a first data block is read from the receiver buffer and a second data block is written to the receiver buffer: reading the first data block and a new output virtual channel head address from the receiver buffer at the old output virtual channel head address; writing the new output virtual channel head address to the output virtual channel head register; writing the second data block to the receiver buffer at the old output virtual channel head address; writing the old output virtual channel head address to an output virtual channel tail register; and writing the old output virtual channel head address to the receiver buffer at the old output virtual channel head address as suggested by Traw. The motivation is that (as suggested by Traw, column 6 lines 12-24) the linked list data consists of pointers and cell counts; the cell bodies are stored separately in the Dual Port Reassembly Buffer; the cell body data is separated

Art Unit: 2476

from the linked list data to minimize the amount of data movement; this separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel; the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces/market place incentives if the variations are predictable to one of ordinary skill in the art.

Regarding claims 5 and 14, Oberman teaches comprising writing a data block to the receiver buffer and reading a data block from the receiver buffer in a single read/write cycle (see Oberman col. 11 lines 41-47).

Regarding claims 6 and 15, Oberman teaches further comprising anticipating the write of a data block to the receiver buffer in a subsequent read/write cycle by reading a new free linked list head address from the receiver buffer an old free linked list head address in a current read/write cycle (see Oberman col. 14 lines 52-55).

Regarding claims 8 and 17, Oberman teaches further comprising supporting a plurality of input virtual channel linked lists, wherein each input virtual channel linked list corresponds to a respective input virtual channel (see Oberman col. 9 lines 44-45).

Regarding claims 9 and 19, Oberman teaches further comprising supporting a free linked list that includes a plurality of vacant data blocks of the receiver buffer (see Oberman col. 7 lines 30).

Art Unit: 2476

Regarding claim 10, Oberman teaches further comprising maintaining a mapping indicating a relationship between a plurality of input virtual channels and a plurality of output virtual channels (see Oberman col. 8 lines 36-40).

Regarding claim 11, Oberman discloses dynamic selection of lowest latency path in a network switch (see Oberman col. 2 lines 29 - 58) comprising: • receiving a data block at a receiver of the host device (see Oberman col. 2 lines 59-62), the data block received via an input virtual channel (see Oberman col. 8 lines 11-15); • storing the data block in a receiver buffer (see Oberman col. 7 lines 32-35); • when the input virtual channel has identified therewith an output virtual channel updating an output virtual channel linked list corresponding to the output virtual channel to include the data block (see Oberman col. 8 lines 11-15); and • when the input virtual channel has not identified therewith an output virtual channel (see Oberman col. 9 line 25-26): o updating an input virtual channel linked list corresponding to the input virtual channel to include the data block (see Oberman col. 7 lines 29-57); o processing the data block to determine an output virtual channel for the data block (see Oberman col. 9 line 25-26); o updating an output virtual channel linked list corresponding to the output virtual channel to include the data block (see Oberman col. 9 line 25-67); and o updating the input virtual channel linked list to remove the data block (see Oberman col. 9 line 65).

Oberman implicitly teaches updating an input virtual channel linked list corresponding to the input virtual channel to include the data block but does not explicitly teach updating an input virtual channel linked list corresponding to the input virtual channel to include the data block; storing the data block in the receiver buffer

Art Unit: 2476

includes storing the data block in the receiver buffer at an old free linked list head address ; the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address.

Traw in the same or similar field of endeavor teaches updating an input virtual channel linked list corresponding to the input virtual channel to include the data block; storing the data block in the receiver buffer includes storing the data block in the receiver buffer at an old free linked list head address (columns 5-6, lines 65-11, the use of linked list data structures allows memory to be dynamically assigned to incoming ATM cells and provides a first in-first out (FIFO) queue for the cells of a particular VCI. The memory allocation is dynamic because incoming cells are placed into nodes that are removed from a free list (discussed below) and added to the linked list for the particular VCI. In this way, VCIs that are more active are allotted more memory than less active VCIs. This is accomplished by transferring the node back to the free list. The FIFO queuing characteristic of the linked list structure is important because the order of cells of a particular VCI must be maintained); the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address (column 7 lines 34-58, the Linked List Controller 18 moves to the initiate command state (S33) when commands requesting operation on

Art Unit: 2476

the linked list of a particular VCI are passed from the VCI Lookup Controller 52 (FIG. 5). Those commands include commands for removing a cell, writing (i.e., adding) a cell and reading a cell from a linked list for a particular VCI. The Linked List Controller 18 moves to state S34 when a remove command is issued. In state S34 the linked list associated with the VCI to be removed is appended to the free list. The Linked List Controller 18 moves to state S35 when a read command is issued. In state S35 the Linked List Controller 18 locates the first cell reference structure (oldest cell) in the linked list associated with the VCI and determines the location of the cell body in the Reassembly Memory 44. The location of the cell body is passed to the Dual Port Controller 46 (FIG. 4) in state S39 and the count (number of cells in the VCI's linked list) is passed to the host 4 in state S40). Traw further teaches (column 6 lines 56-67, the free list is a linked list of nodes that are not currently assigned to a VCI. The free list is defined by the values stored in locations 2048 and 2049 of the Pointer Table memory 30 (FIG. 3B), which represent the addresses of the first and last free nodes in the free node linked list. Four operations may be performed by the Linked List Manager 10 after initialization: 1. Cells may be added to the linked list for a particular VCI. 2. Cells may be removed from a VCI's linked list. 3. A VCI may be cleared, returning all of its nodes to the free list. 4. A cell count for a VCI may be obtained and returned to the host. The first two operations pass the Reassembly Memory 44 address of the cell body that is to be affected to the Dual Port Controller 46 (44 and 46 part of the Dual Port Reassembly Buffer 12 and are shown in FIG. 4). The count and linked list associated with that VCI are also updated.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate in Oberman's system/method the steps of updating an input virtual channel linked list corresponding to the input virtual channel to include the data block; storing the data block in the receiver buffer includes storing the data block in the receiver buffer at an old free linked list head address ; the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address as suggested by Traw. The motivation is that (as suggested by Traw, column 6 lines 12-24) the linked list data consists of pointers and cell counts; the cell bodies are stored separately in the Dual Port Reassembly Buffer; the cell body data is separated from the linked list data to minimize the amount of data movement; this separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel; the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces/market place incentives if the variations are predictable to one of ordinary skill in the art.

Regarding claim 12, Oberman teaches further comprising: • transferring the data block from the receiver buffer to a destination within the host device based upon a

Art Unit: 2476

corresponding output virtual channel (see Oberman col. 9 lines 25-65); and • updating the output virtual channel linked list to remove the data block (see Oberman col. 9 lines 65-67).

Regarding claim 18, Oberman teaches further comprising supporting a plurality of output virtual channel lined lists, wherein each output virtual channel linked list corresponds to a respective output virtual channel (see Oberman col. 23 lines 17-35).

Regarding claim 20, Oberman discloses dynamic selection of lowest latency path in a network switch (see Oberman col. 2 lines 29 - 58) comprising: • an input that receives data blocks corresponding to a plurality of input virtual channels (see Oberman col. 2 lines 59-62); • a routing module that determines an output virtual channel for data blocks based upon their respective input virtual channels (see Oberman col. 8 lines 11-15); • a receiver buffer operable to instantiate an input virtual channel linked list for storing data blocks on an input virtual channel basis and to instantiate a free list that identifies free data locations (see Oberman col. 7 lines 29-57); • a linked list control module (see Oberman figure 1 box 404 cluster link memory) operably coupled to the receiver buffer (see Oberman figure 1 box 402 input FIFO); • free linked list registers (see Oberman figure 1 box 406 packet free queue) operably coupled to the linked list control module (see Oberman figure 1 box 404 cluster link memory).

Oberman implicitly teaches updating an input virtual channel linked list corresponding to the input virtual channel to include the data block but does not explicitly teach updating an input virtual channel linked list corresponding to the input

Art Unit: 2476

virtual channel to include the data block; storing the data block in the receiver buffer includes storing the data block in the receiver buffer at an old free linked list head address ; the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address.

Traw in the same or similar field of endeavor teaches updating an input virtual channel linked list corresponding to the input virtual channel to include the data block; storing the data block in the receiver buffer includes storing the data block in the receiver buffer at an old free linked list head address (columns 5-6, lines 65-11, the use of linked list data structures allows memory to be dynamically assigned to incoming ATM cells and provides a first in-first out (FIFO) queue for the cells of a particular VCI. The memory allocation is dynamic because incoming cells are placed into nodes that are removed from a free list (discussed below) and added to the linked list for the particular VCI. In this way, VCIs that are more active are allotted more memory than less active VCIs. This is accomplished by transferring the node back to the free list. The FIFO queuing characteristic of the linked list structure is important because the order of cells of a particular VCI must be maintained); the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address (column 7 lines 34-58, the Linked List Controller 18

Art Unit: 2476

moves to the initiate command state (S33) when commands requesting operation on the linked list of a particular VCI are passed from the VCI Lookup Controller 52 (FIG. 5). Those commands include commands for removing a cell, writing (i.e., adding) a cell and reading a cell from a linked list for a particular VCI. The Linked List Controller 18 moves to state S34 when a remove command is issued. In state S34 the linked list associated with the VCI to be removed is appended to the free list. The Linked List Controller 18 moves to state S35 when a read command is issued. In state S35 the Linked List Controller 18 locates the first cell reference structure (oldest cell) in the linked list associated with the VCI and determines the location of the cell body in the Reassembly Memory 44. The location of the cell body is passed to the Dual Port Controller 46 (FIG. 4) in state S39 and the count (number of cells in the VCI's linked list) is passed to the host 4 in state S40). Traw further teaches (column 6 lines 56-67, the free list is a linked list of nodes that are not currently assigned to a VCI. The free list is defined by the values stored in locations 2048 and 2049 of the Pointer Table memory 30 (FIG. 3B), which represent the addresses of the first and last free nodes in the free node linked list. Four operations may be performed by the Linked List Manager 10 after initialization: 1. Cells may be added to the linked list for a particular VCI. 2. Cells may be removed from a VCI's linked list. 3. A VCI may be cleared, returning all of its nodes to the free list. 4. A cell count for a VCI may be obtained and returned to the host. The first two operations pass the Reassembly Memory 44 address of the cell body that is to be affected to the Dual Port Controller 46 (44 and 46 part of the Dual Port Reassembly Buffer 12 and are shown in FIG. 4). The count and linked list associated with that VCI are also updated.

Art Unit: 2476

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate in Oberman's system/method the steps of updating an input virtual channel linked list corresponding to the input virtual channel to include the data block; storing the data block in the receiver buffer includes storing the data block in the receiver buffer at an old free linked list head address ; the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address as suggested by Traw. The motivation is that (as suggested by Traw, column 6 lines 12-24) the linked list data consists of pointers and cell counts; the cell bodies are stored separately in the Dual Port Reassembly Buffer; the cell body data is separated from the linked list data to minimize the amount of data movement; this separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel; the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces/market place incentives if the variations are predictable to one of ordinary skill in the art.

Regarding claim 21, Oberman teaches further comprising an output that transmits data blocks corresponding to a plurality of input virtual channels (see Oberman figure 18 and col. 23 lines 17-35 and col. 9 lines 18-64).

Regarding claim 22, Oberman teaches wherein: • the receiver buffer is further operable to instantiate an output virtual channel linked list for storing data blocks on an output virtual channel basis (see Oberman figure 18 ref 462 and col. 23 lines 17-35); and • the system further comprises output virtual channel linked list registers operably coupled to the linked list control module (see Oberman figure 18 ref 462) and an input virtual channel to output virtual channel map (see Oberman col. 8 lines 11-15).

Regarding claim 23, Oberman teaches the receiver buffer comprises: • a pointer memory (see Oberman figure 1 box 404 cluster link memory); and • a data memory, wherein a single address addresses corresponding locations of the pointer memory and of the data memory (see Oberman figure 1 box 466 packet link memory).

Regarding claim 24, Oberman teaches the receiver buffer further comprises a packet status memory, wherein a single address addresses corresponding locations of the pointer memory, the data memory (see Calamvokis col. 4 lines 6-14), and the packet status memory (see Oberman figure 1 box 406 packet free queue).

Regarding claim 25, Oberman teaches further comprising a pointer memory read port (see Oberman figure 6 ref 478 sfreadwordptr), a pointer memory write port (see Oberman figure 6 ref 476 writewordptr), a data memory read port (see Oberman col. 8 line 35), and a data memory write port (see Oberman col.8 line 34), each of which can

Art Unit: 2476

access the receiver buffer in a common read/write cycle (see Oberman col. 7 lines 37-39).

Regarding claim 26, Oberman teaches wherein: a single pointer memory location can be read from and written to in a common read/write cycle (see Oberman col. 11 lines 41-47); and a single data memory location can be read from and written to in a common read/write cycle (see Oberman col. 7 lines 37-39).

Regarding claim 27, Oberman teaches wherein the receiver buffer comprises: • a pointer memory (see Oberman figure 6 ref 478 sfreadwordptr); • a data memory (see Oberman col. 8 lines 34-35); • a packet status memory (see Oberman figure 3 packet descriptor memory); and • wherein a single address addresses corresponding locations of the pointer memory, the data memory, and the packet status memory (see Oberman col. 7 lines 21-28).

Regarding claim 28, Oberman teaches further comprising: • a pointer memory read port (see Oberman figure 6 ref 478 sfreadwordptr); • a pointer memory write port (see Oberman figure 6 ref 476 writewordptr); • a data memory read port (see Oberman col. 8 line 35); • a data memory write port (see Oberman col. 8 line 33); • a packet status memory read port (see Oberman figure 3 free remove/add ptr); and • a packet status memory write port (see Oberman figure 3 free remove/add ptr).

Regarding claim 29, Oberman teaches wherein: • a single pointer memory location can be read from and written to in a common read/write cycle (see Oberman figure 6); • a single data memory location can be read from and written to in a common read/write cycle (see Oberman col. 8 lines 34-35); and • a single packet status memory

Art Unit: 2476

location can be read from and written to in a common read/write cycle (see Oberman figure 3 free remove/add ptr).

Response to Arguments

Applicant's arguments see pages 11-18 of the Remarks section, filed 9/11/2009, with respect to the rejections of the claims have been fully considered and are not persuasive.

Applicant summarizes the teachings of Oberman and Traw in pages 11-14. Then, Applicant summarizes *Graham* factual inquires in pages 14-15.

Applicant argues then in page 15, that such findings (referring to *Graham* factual inquires) have not been presented, and respectfully requests such findings be resented. Further, Applicant respectfully submits that the hypothetical combination of the cluster memory device of Oberman with the dissimilar ATM cell interface device of Traw is not based on predictable design incentives or other market forces/market place incentives that would achieve the invention as set out in Applicant's claims.

However, Examiner respectfully disagrees with Applicant's assertion.

Firstly, in response to applicant's argument that "*hypothetical combination of the cluster memory device of Oberman with the dissimilar ATM cell interface device of Traw*", the test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference; nor is it that the claimed invention must be expressly suggested in any one or all of the references. Rather, the test is what the combined teachings of the references would have

Art Unit: 2476

suggested to those of ordinary skill in the art. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981).

Secondly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate in Oberman's system/method the steps of updating an input virtual channel linked list corresponding to the input virtual channel to include the data block; storing the data block in the receiver buffer includes storing the data block in the receiver buffer at an old free linked list head address ; the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address as suggested by Traw. The motivation is that (as suggested by Traw, column 6 lines 12-24) the linked list data consists of pointers and cell counts; the cell bodies are stored separately in the Dual Port Reassembly Buffer; the cell body data is separated from the linked list data to minimize the amount of data movement; this separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel; the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface. Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces/market place incentives if the variations are predictable to one of ordinary skill in the art.

Art Unit: 2476

Examiner submits that the following are some rationales which may be used when formulating a 103 rejection:

(1) Combining prior art elements according to known methods to yield predictable results.

(2) Simple substitution of one known element for another to obtain predictable results.

(3) Use of known techniques to improve similar devices (methods or products) in the same way.

(4) Applying a known technique to a known device (method or product) ready for improvement to yield predictable results.

(5) "Obvious to try" - choosing from a finite number of identified, predictable solutions.

(6) Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces/market place incentives if the variations are predictable to one of ordinary skill in the art.

(7) The TSM test. (Although the Supreme Court cautioned against an overly rigid application of TSM, it also recognized that TSM was one of a number of valid rationales that could be used to determine obviousness)

Examiner respectfully submits that, Examiner has met articulated reasoning with rational underpinnings for the reasons as follows:

1) Examiner has shown, the combination based on TSM test -The motivation is that (as suggested by Traw, column 6 lines 12-24) the linked list data consists of pointers and cell counts; the cell bodies are stored separately in the Dual Port Reassembly Buffer; the cell body data is separated from the linked list data to minimize the amount of data movement; this separation is particularly important because it allows linked list management and data movement operations to be carried out in parallel; the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface.

2) Known work (updating an input virtual channel linked list corresponding to the input virtual channel to include the data block; storing the data block in the receiver buffer includes storing the data block in the receiver buffer at an old free linked list head address ; the host device via the output virtual channel, wherein transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel includes reading the data block from the receiver buffer at an old input virtual channel linked list head address) in one field of endeavor (Traw prior art) may prompt variations of it for use in either the same field or a different one (Oberman prior art) based on design incentives (as suggested by Traw, column 6 lines 12-24, the linked list data consists of pointers and cell counts; the cell bodies are stored separately in the Dual Port Reassembly Buffer; the cell body data is separated from the linked list data to minimize (emphasis added) the amount of data movement; this separation is particularly important because it allows linked list

Art Unit: 2476

management and data movement operations to be carried out in parallel (emphasis added); the separation of the linked list and cell body data will become even more important as the network speed is increased because it limits the degree to which memory bandwidth limitations can throttle the interface (emphasis added)) or other market forces/market place incentives if the variations are predictable (predictable advantages: minimize the amount of data movement, linked list management and data movement operations to be carried out in parallel and limits the degree to which memory bandwidth limitations can throttle the interface) to one of ordinary skill in the art.

Finally, in response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

Therefore, Examiner respectfully disagrees with Applicant's assertion (see page 17) that a *prima facie* showing has not been made.

Applicant further argues that the cited references of the cluster memory device of Oberman and the ATM cell interface device of Traw do not teach or suggest all of Applicant's claim limitations. For example, these cited references do not refer to transferring data blocks from an input virtual channel linked list of a receiver buffer to a destination within the host device via an output virtual channel.

However, Examiner respectfully disagrees with Applicant's assertion. Oberman and Traw do indeed teach the cited limitations. Specifically, Oberman teaches

Art Unit: 2476

transferring the data block from the input virtual channel linked list of the receiver buffer to a destination within the host device via the output virtual channel (see Oberman col. 8 lines 20-33).

4. Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references.

Therefore, claims 1, 11 and 20 stand rejected.

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Examiner's Note: Examiner has cited particular columns, line numbers and/or paragraphs in the references applied to the claims above for the convenience of the applicant. Although the specified citations are representative of the teachings of the art and are applied to specific limitations within the individual claim, other passages and

Art Unit: 2476

figures may apply as well. It is respectfully requested from the applicant in preparing responses, to fully consider the references in entirety as potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the Examiner.

In the case of amending the claimed invention, Applicant is respectfully requested to indicate the portion(s) of the specification which dictate(s) the structure relied on for proper interpretation and also to verify and ascertain the metes and bounds of the claimed invention.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to SALMAN AHMED whose telephone number is (571)272-8307. The examiner can normally be reached on 9:00 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on (571)272-3795. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2476

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Salman Ahmed/

Primary Examiner, Art Unit 2476